Monday, June 28, 2010

Number of Process Vs Simulation Time with VHDL

Does more number of processes in a vhdl design file have any effect on simulation time with Modelsim?
Posted by at
Labels: , ,

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)