help me to find the leakage power of a digital NAND gate in 90nm and 65 nm technology with a HSPICE program .kindly provide the model files for the MOSFETS.Let me know the threshold voltages ,length ,width of nmos and pmos in the 90nm & 65 nm technologies.
No comments:
Post a Comment