DIffernce Between VHDL & VERILOG

any one pl tell the differnce between verilog and Vhdl