SAFER(Security And Fast Encryption Routine)algrthm

Is there any code for SAFER ALGORITHM in VHDL r in Verilog