Timing constraints in XILINX ISE

pl explain me about timing constraints in xilinx ISE.
exactly wat am looking is how to apply timing constraints.
if possible explain brief description for counter/ff/or simple gates also.
xi