Number of Process Vs Simulation Time with VHDL

Does more number of processes in a vhdl design file have any effect on simulation time with Modelsim?

Simulation Types

What are the different types of simulation like functional simulation, timing simulation , ...