Showing posts with label drain. Show all posts
Showing posts with label drain. Show all posts
Wednesday, September 23, 2009
distance between drain and source of cmos
why do not we reduce the distance between drain and source of a cmos transistor while in the stage of fabrication it self for better multimedia appilications??? is there any limitations
Subscribe to:
Posts (Atom)