how to test a FPGA Look-up Lable ?

"An Optimum ORA BIST for Multiple Fault FPGA Look-Up Table Testing" which is an IEEE 2006 paper can any one guide me how to write the testing code for an FPGA in Verilog HDL.